Digital PLL achieves a power consumption of 0.265 mW

Scientists at Tokyo Institute of Technology have developed an advanced phase-locked loop (PLL) frequency synthesizer that can drastically cut power consumption. This digital PLL could be an attractive building block for Bluetooth Low Energy (BLE) and other wireless technologies to support a wide range of Internet of Things (IoT) applications.

Digital PLL achieves a power consumption of 0.265 mW

Scientists at Tokyo Institute of Technology have developed an advanced phase-locked loop (PLL) frequency synthesizer that can drastically cut power consumption. This digital PLL could be an ...

Tue 19 Feb 19 from TechXplore

Digital PLL achieves a power consumption of 0.265 mW, Tue 19 Feb 19 from Eurekalert

  • Pages: 1

Bookmark

Bookmark and Share